A DFT Method for RTL Data Paths Achieving 100% Fault Efficiency under Hierarchical Test Environment

Hiroki Wada†, Toshimitsu Masuzawa†, Kewal K. Saluja† and Hideo Fujiwara‡
†Graduate School of Information Science, Nara Institute of Science and Technology,
8916-5 Takayama-cho, Ikoma-shi, Nara, 630-0101, Japan
‡Department of Electrical & Computer Engineering, University of Wisconsin-Madison
1415 Engineering Drive, Madison, WI 53706-1691, USA

Abstract—In this paper, we propose a DFT method for RTL data paths to achieve 100% fault efficiency. The DFT method is based on hierarchical test and usage of a combinational ATPG tool. The DFT method requires lower hardware overhead and shorter test generation time than the full scan method, and also improves test application time drastically compared with the full scan method.

Keyword—Design for testability, Data path, Hierarchical test, Complete fault efficiency

1 Introduction

We propose a DFT method for RTL data paths suitable for a hierarchical testing. A data path treated in this paper is a concatenation of hardware elements and wires. Hardware elements are categorized in five kinds: primary inputs, primary outputs, registers, operational modules and multiplexers. Figure 1(a) shows an example of those data paths. To simplify the problem, the followings are assumed:

(A1) An operational module has only one or two input ports and one output port.

(A2) An operational module with one input port has a function that is a bijection between its input and its output.

(A3) An operational module with two inputs $x$ and $y$ has a function that is a bijection between $x(y)$ and its output port by fixing $y(x)$ to a predetermined constant. That is, there are constants $c$ and $c'$ such that $f_{\text{out}}(y)$ and $f_{\text{out}}(y)$ are bijections, where $f_{\text{out}}(y)$ and $f_{\text{out}}(y)$ are the functions of the operational module when its inputs $y$ and $x$ are fixed to $c$ and $c'$, respectively.

In the hierarchical test, testing for each hardware element $M$ proceeds as follows.

1. Test vectors are generated for $M$ (a combinational circuit) using a combinational ATPG tool.
2. The test vectors are applied to $M$: the values are fed through primary inputs at appropriate times, so that the desired test vectors can be applied to $M$.
3. The responses of $M$ to the test vectors are propagated to primary outputs for observation.

To propagate the test vectors and the responses, some hardware elements must be controlled adequately. A test plan specifies the control signals to propagate the test vectors and the responses.

Definition 1 A data path is strongly testable iff for each hardware element $M$, there exists a test plan that makes it possible to apply any vector to $M$ and to observe any response of $M$.

The proposed DFT algorithm (in Section 2) converts an arbitrary data path to a strongly testable data path while keeping the extra hardware as low as possible.

A strongly testable data path has the following advantages.

- Fast test vector generation: Test vector generation time is short since test plans are generated at RTL (not at gate level).
- 100% fault efficiency: 100% fault efficiency can be achieved for the whole circuit, since each hardware element $M$ is a combinational circuit of small size and strong testability guarantees complete controllability and complete observability of $M$.

Because the proposed algorithm can convert a data path without backtracking, the conversion time is shorter than that of Genesis[4].

2 DFT for strong testability

In our DFT method, we add no special path for propagating test vectors and responses. Instead, test vectors and responses will be propagated along existing paths.

Consider testing of an embedded hardware element $M$ with two input ports, $x$ and $y$, in the data path. To test $M$, a value specified by a test vector should be fed into input port $x$. We propagate the value along a path $p$ from a primary input $a$ to $x$. If an operational module $C$ appears in $p$, the output value of $C$ will depend on the function of $C$ and its input value(s). However, assumption (A2) guarantees that the output of $C$ is completely controllable by its input if $C$ has only one input port. Similarly, for an operational module $C$ with two input ports, assumption (A3) guarantees that the output of $C$ is completely controllable by one input if the other input is fixed to a constant value. To apply such a constant, in our DFT method, a mask element is added to the input port. We add the mask element to every two-input operational module $C$ in path $p$ so that its input port appearing in $p$ can control its output port. Thus, using the mask elements, input port $x$ (the terminal node of $p$) can be completely controlled from primary input $a$ (the start node of $p$).

However, we cannot always achieve the strong testability only by adding the mask elements. The mask elements guar-
The heuristic algorithm for the DFT insertion proceeds in three stages consisting of generation of graph models (stages 1 and 2) and insertion of DFT elements (stage 3). (Stage 1) Construct a control forest: To determine paths to propagate test vectors, we construct a control forest. The control forest is a spanning out-forest\(^1\) of the port digraph where primary inputs are roots, and its paths are used to propagate test vectors. (Stage 2) Construct an observation forest: To determine paths to propagate responses, we construct an observation forest. The observation forest is a spanning in-forest\(^2\) of the port digraph where primary outputs are roots, and its paths are used to propagate responses. (Stage 3) Add DFT elements: To make the data path strongly testable, we add DFT elements (mask elements and hold function) to the data path at strategic locations. See Figure 1(b).

The computation time of the above algorithm is \(O(n)\) where \(n\) is the number of hardware elements in a given data path.

We also propose a test plan generation algorithm for the data path obtained by the DFT algorithm. The test plan generation algorithm can generate for all modules in a data path without backtracking. The time complexity of the algorithm is \(O(n^2)\). The algorithm is not presented in this paper due to space limitation. For details, see [1].

### 3 Experimental results

We applied our method to three benchmarks: GCD, 4th IIR, and Paulin. Tables 1, 2 and 3 summarize the experimental results. To evaluate the effectiveness of our method, we compare it with the full scan method. In the experiments, gate-level implementation of each of the three data paths is generated using a logic synthesis tool AutoLogicII (Mentor Graphics Co.), and test vectors are generated using a combinational ATPG tool TestGen (Sunrise Test System Inc.) on a SUN SPARC Station-20 (SuperSPARC 75MHz).

We achieved 100% fault efficiency for all circuits, using our method as well as the full scan method. Table 1 shows the test generation time. In this table column `bitwidth` denotes the width of the data paths considered in our experiment. Three different widths were considered. Columns `ours` and `F.S.` show test generation time for designs using our method and full scan method respectively. The test generation time for our method includes CPU time of our DFT algorithm (in Section 2) and the test plan generation algorithm (not described in this paper) in addition to the total test generation time for all hardware elements. The time for the DFT and the test plan generation was 0.2 seconds for each of three data paths. Notice that the CPU time for this algorithm does not depend on the bitwidth since the algorithms work on RTL data paths. Advantage of hierarchical testing can be further argued as follows. While ATPG in full scan designs is executed for the complete data path at once, ATPG in our method is executed for each hardware element separately. Thus, our method offers greater advantage as the size of a data path becomes larger.

![Table 1: Test generation time (sec.)](image)

<table>
<thead>
<tr>
<th>bit-width</th>
<th>GCD ours</th>
<th>F.S.</th>
<th>4th IIR ours</th>
<th>F.S.</th>
<th>Paulin ours</th>
<th>F.S.</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>1.1</td>
<td>0.5</td>
<td>0.8</td>
<td>0.7</td>
<td>1.2</td>
<td>1.4</td>
</tr>
<tr>
<td>16</td>
<td>1.0</td>
<td>1.4</td>
<td>1.5</td>
<td>2.2</td>
<td>2.8</td>
<td>4.5</td>
</tr>
<tr>
<td>32</td>
<td>2.8</td>
<td>7.5</td>
<td>11.5</td>
<td>33.7</td>
<td>11.3</td>
<td>18.2</td>
</tr>
</tbody>
</table>

Table 2 shows hardware overhead of the DFT methods. Column `orig.` lists the number of gates in circuits generated from the original data paths. Column `ours method` and `F.S.` contain the number of gates in circuits generated from the data paths after modification by the DFT methods. In all examples, our DFT method has lower hardware overhead (ovhd.) than the full scan method.

![Table 2: Hardware overheads](image)

<table>
<thead>
<tr>
<th>bit-width</th>
<th>GCD</th>
<th>4th IIR</th>
<th>Paulin</th>
</tr>
</thead>
<tbody>
<tr>
<td>orig. gates</td>
<td>ours</td>
<td>F.S.</td>
<td>ours</td>
</tr>
<tr>
<td>8</td>
<td>259</td>
<td>267</td>
<td>0.3</td>
</tr>
<tr>
<td>16</td>
<td>529</td>
<td>545</td>
<td>0.3</td>
</tr>
<tr>
<td>32</td>
<td>873</td>
<td>905</td>
<td>0.3</td>
</tr>
</tbody>
</table>

![Table 3: Test application time (clocks)](image)

<table>
<thead>
<tr>
<th>bit-width</th>
<th>GCD</th>
<th>4th IIR</th>
<th>Paulin</th>
</tr>
</thead>
<tbody>
<tr>
<td>orig. time</td>
<td>ours</td>
<td>F.S.</td>
<td>ours</td>
</tr>
<tr>
<td>8</td>
<td>254</td>
<td>1299</td>
<td>3.5</td>
</tr>
<tr>
<td>16</td>
<td>370</td>
<td>1532</td>
<td>15.0</td>
</tr>
<tr>
<td>32</td>
<td>760</td>
<td>22704</td>
<td>2936</td>
</tr>
</tbody>
</table>

### References


