Error Identification in At-Speed Scan BIST Environment in the Presence of Circuit and Tester Speed Mismatch

Yoshiyuki NAKAMURA†, ‡, Student Member, Thomas CLOUQUEUR†, Kewal K. SALUJA†††, Nonmembers, and Hideo FUJIIWARA†, Fellow

SUMMARY	In this paper, we provide a practical formulation of the problem of identifying all error occurrences and all failed scan cells in at-speed scan based BIST environment. We propose a method that can be used to identify every error when the circuit test frequency is higher than the tester frequency. Our approach requires very little extra hardware for diagnosis and the test application time required to identify errors is a linear function of the frequency ratio between the CUT and the tester.

key words: BIST, fault diagnosis, error identification, at-speed test, low speed tester

1. Introduction

Built-in self-test (BIST) has become the major test technique for today’s large scale and high-speed system-on-chip (SoC) designs. Pseudo-random BIST designs are the most widely used due to their relative simplicity and low cost [1]. Since BIST compacts test responses, BIST requires only small tester memory and it can perform at-speed test even if the tester frequency is substantially lower than the frequency of the circuit during test.

On the other hand, BIST causes problems in diagnosis due to its compacted responses. Indeed, pass/fail information obtained from a BIST response analyzer is insufficient for diagnosis. Two kinds of information are required to identify a fault in the CUT. These are 1) the time information (i.e., the input pattern(s) which causes errors), and 2) the space information (i.e., scan cells where errors occur for scan based BIST architecture [1]). Using time information, fault diagnosis can be performed for a given fault model by methods such as dictionary or fault simulation [2]. Using space information, diagnosis can be performed by cone of logic methods [3]. High resolution diagnostic for a given fault model can be achieved by diagnosis techniques combining space information with time information [4], [5].

For scan-based BIST architecture, finding the time when errors occur as the scan chains are unloaded gives both time (failing input pattern) and space (position of erroneous scan cells within the scan chain) information. A number of methods to identify space information have been proposed, especially for scan-based BIST architectures [6]–[10], however, only a few practical techniques have been developed to identify time information.

Some of the existing techniques are based on signature analysis using cycling register [11] and error correcting codes [12]. These methods compact the complete test response into one signature and can identify certain errors from the signature. Since they observe signature only once, they are suitable even if circuit frequency is much higher than the tester frequency. However, for a large number of error bits, say r errors, they need as many as r-LFSRs or signature registers and may still have over 40% diagnostic aliasing over 40% if the actual number of errors is higher than r [12]. Thus, they either have poor diagnostic resolution or require impractically high hardware overhead to achieve maximum diagnosis resolution. An alternative approach trades off overhead for time by repeating the test sequence and compacting it at each iteration into a different signature [13]. Thus, instead of using r-LFSRs, the test sequence is repeated r times using programmable LFSR to identify r errors. Since it is mathematically equivalent to [12], diagnostic aliasing is the same as using r-LFSRs. Thus, achieving maximum diagnostic resolution requires repeating the test sequence an impractically large number of times.

Techniques that use two phases for diagnosis have also been proposed [14]–[17]. During the first phase, the intermediate signature is checked a few times during test in order to narrow down the failing candidates within some windows. The failing patterns are then identified inside the windows by applying the corresponding patterns one at a time [14] or by using cycling register [15]. These methods use small hardware overhead or test application time. Furthermore, they can be used even if the circuit frequency is higher than the tester frequency. However, occurrence of aliasing may invalidate the result of this diagnosis. Enhancements of these methods have also been studied using variable window size [16], or multiple signature analyzers [17], but they also do not achieve maximum diagnosis resolution.

A commonly used diagnosis technique requires and collects the failing space and time information, without compacting responses, during the diagnosis phase [18]. However, this method requires the circuit to operate at the tester frequency during test. On the other hand, the BIST clock frequency of either capturing or shifting clocks tends to be designed as high as possible to detect timing related
faults and reducing test application time. Therefore, it tends to be higher than the tester frequency. When we slow down the BIST, the faults that affect at-speed operation may not be excited any more and may become un-diagnosable.

In this paper, we propose a method to identify every error occurrence in at-speed scan based BIST environment. Every error can be identified even if the circuit test frequency is higher than the tester frequency. In Sect. 2, we formulate the problem of identifying every error occurrence. In Sect. 3 we introduce an enhanced procedure to identify every error in at-speed scan BIST environment. In Sect. 4, we give an enhanced version of our method and in Sect. 5 we show experimental results for a number of circuits including an industrial circuit. Section 6 summarizes the conclusions of our analysis.

2. Problem Formulation

In this section, we formulate the problem of identifying failing response time.

We first identify some characteristics of the diagnosis process and production testing process. Diagnosis can be performed for devices that didn’t pass the production test or devices that passed the production test and were found to be faulty in the field. In each case, testing during diagnosis should be performed at the same speed that resulted in the failure of the device.

Another characteristic is that the test application time is not critical for diagnosis. Indeed, typical test application time is at most several seconds, whereas the diagnosis processing on a workstation (such as effect-cause analysis or fault simulation) can take several hours. Hence, the quality of diagnosis is far more important than the test application time.

Our formulation requires the complete diagnosis of a scan based BIST circuit. We assume that BIST operates at-speed during diagnosis. In the at-speed BIST environment, we assume that the CUT operates at frequency $f_c$, whereas the tester has a frequency limitation and cannot operate at a frequency higher than $f_t$, such that $f_t < f_c$. The problem is to locate the errors that occur when applying the test set to the circuit. There are two priorities of objectives. The first priority is to maximize the resolution in error location (i.e., identify every error occurrence at frequency $f_c$) and the second priority is to minimize the test application time. There are two constraints: (1) the CUT should be tested exactly at frequency $f_c$, and (2) the tester frequency for observation can be no more than $f_t$.

Finally, the goal of the above methods is to achieve the maximum resolution under the given constraints without increasing tester memory and with little or no hardware overhead. Previous works identified in Sect. 1 do not solve this problem. Some of the techniques do not satisfy the conditions imposed on the tester speed, $f_t < f_c$ [18], while others do not achieve the maximum resolution [11], [14]–[17]. Also, most of the known techniques require substantial hardware overhead [12] or test application time [13].

3. Test Application Method for Maximum Diagnostic Resolution

3.1 BIST Architecture and Diagnosis Problem

Figure 1 shows a BIST architecture and its outputs required for diagnosis. The BIST architecture of Fig. 1 is based on the scan-based BIST which is one of the most commonly used architectures. The BIST pattern generator (PG) provides scan inputs, and the signature analyzers (SAs) compact its responses. A MISR is used as signature analyzer during testing, and during diagnosis, a masking circuit allows only one scan chain to feed a SA which is selected by mask select input. As shown in Fig. 1, scan-outs are connected to an output port via a multiplexer during diagnosis like the non-compaction based approach [17]. A Register, FF, is inserted at a scan-out to synchronize tester since CUT test frequency may be higher than the tester frequency.

Erroneous scan chains can be identified using masking circuit. In Fig. 1 for example, by masking scan chains 2 and 4, two SAs compact only scan chains 1 and 3. Similarly, by masking scan chains 1 and 3, two SAs compact only scan chains 2 and 4. We can identify erroneous scan chains by applying $k$ (= No. of scan chains/No of SAs) iterations of BIST patterns.

After erroneous scan chains are identified, we identify failing responses by observing each erroneous scan chain one at a time via a diagnosis output. As shown in [17], we can identify all failing responses by observing scan outputs if CUT test frequency is slower than the tester frequency limitation. However, if CUT test frequency is higher than tester frequency limitation, a tester will not be able to observe every response. Figures 2 and 3 demonstrate this through an example. When the CUT clock period is 3.3 ns and the tester observing period is 10 ns, a tester can observe only 1/3 of the responses. Thus, it will not be able to identify failing responses.

![Fig. 1 Diagnosable BIST.](image-url)
The PG, e.g. an LFSR, returns to initial state after generating the last pattern. The initialization can be done without slowing down the test using shadow registers [6]–[8]. If the BIST sequence is 17 cycles long, as shown in Fig. 4, every cycle can be observed by repeating the BIST sequence three times (i.e., applying 51 clocks). During the first sequence, the tester observes response bit 0, 3, ..., 15. Then bits 1, 4, ..., 16 are observed during second sequence and bits 2, 5, ..., 14 during the third sequence. However, such a method may not allow observing all bits in all cases by simple repetition of the sequence. For example if the length of the BIST sequence is 18 the tester can not observe every response by simply repeating the sequence. In the next section, we derive conditions for observing every response bit and describe a method to identify every error occurrence for the above BIST architecture.

3.2 Problem of Observing Every Response

In this paper, we use the following terms.

**Absolute time** - The number of a scan clock cycle starting from the beginning of the first BIST iteration.

**Relative time** - The number of a scan clock cycle starting from the beginning of the current BIST iteration.

We use the following notation.

\[ N \] - Length of the BIST test sequence.

\[ P \] - Period of the tester relative to the CUT test clock period.

We assume that \( P \) is an integer and that \( 1 < P < N \).

\[ R_{\text{min}} \] - Minimum number of BIST iterations to observe every response.

\[ M(i) \] - Relative time at \((i + 1)^{th}\) observation. The range of \( M(i) \) is \( 0 \leq M(i) < N \).

Using the above notation, the method for observing every response can be described as follows.

**Observation method:** Apply the BIST test sequence of length \( N \times R_{\text{min}} \) times, while observing its response at every time period \( P \).

Our goal is to use the above method to observe all the responses to identify every error occurrence. This maximum resolution of an observation is defined as follows.

**Definition 1:** The response at relative time \( t \) (\( 0 \leq t \leq N-1 \)) can be observed provided that the equation

\[ M(i) = t \] (4)

has a solution \( i \). The maximum resolution can be achieved when all the responses are observed. \( \square \)

3.3 Conditions to Achieve Maximum Resolution

In this section, we derive the relationship between \( P \) and \( N \) to achieve the maximum resolution of observation.

**Lemma 1:** The response at the relative time 1 is observable if and only if \( P \) and \( N \) are co-prime (i.e., \( \gcd(N, P) = 1 \)).

**Proof:** \( M(i) \) can be expressed as:

\[ M(i) = iP \mod N \] (2)

or,

\[ M(i) = iP - kN \] (3)

if the relative time \( M(i) \) is observed during the \((k+1)^{th}\) BIST iteration. When the response at relative time 1 is observable, the following equation has a solution.

\[ M(i) = 1 \] (4)

or,

\[ iP - kN = 1 \] (5)

Equation (5) has a solution \( (i, k) \) if and only if \( P \) and \( N \) are co-prime. \( \square \)

Lemma 1 shows that \( \gcd(N, P) = 1 \) is necessary to achieve maximum resolution. Next, we show that it is also sufficient.

**Lemma 2:** If the number of BIST iterations is no more than \( P \) and \( \gcd(N, P) = 1 \), then the equation

\[ M(i) = t \] (6)

cannot have more than one solution.
Proof: If Eq. (6) has two solutions $i_1$, $i_2$, then $M(i)$ can be expressed in two ways by Eq. (3):

$$M(i) = i_1P - k_1N = i_2P - k_2N$$
$$\quad (i_1 - i_2)P = (k_1 - k_2)N \quad (7)$$

Since the number of iterations is smaller than $P$, we have $0 \leq |k_1 - k_2| < P$. Furthermore $P$ divides $k_1 - k_2$ since $P$ divides $(k_1 - k_2)N$ (from Eq. (7)) and $\text{gcd}(P, N) = 1$. Therefore, $k_1 = k_2$ and $i_1 = i_2$ is deduced. Thus, Eq. (6) cannot have more than one solution.

Theorem 1: The maximum resolution is achieved if and only if $\text{gcd}(N, P) = 1$ and the number of BIST iterations is $P$.

Proof: We assume $\text{gcd}(N, P) = 1$. The number of observations in $P$ BIST iterations is $PN/P$, i.e., $N$. Since $M(i)$ for every $0 \leq i < N$ are different by lemma 2, the set $\{M(i) : 0 \leq i < N\}$ has to be $\{0, 1, 2, \ldots, N-1\}$, i.e., the observing resolution is maximum. Therefore, $\text{gcd}(N, P) = 1$ is a necessary and sufficient condition to achieve the maximum resolution in $P$ iterations.

Example 1: Let the length of a BIST sequence be $2^{32}$ clocks, the CUT test frequency be 500 MHz, and the tester frequency be 100 MHz. In this case the tester observing period is $P = 500/100 = 5$, which is co-prime with $2^{32}$, therefore the maximum resolution of observation is achieved.

Example 2: Let the length of a BIST sequence be $2^{10}$ clocks, the CUT test frequency be 600 MHz, and the tester frequency be 100 MHz. In this case the tester observing period is $P = 600/100 = 6$, which is not co-prime with $2^{10}$, therefore the maximum resolution of observation is not achieved.

3.4 Adjusting $N$ or $P$ to Achieve Maximum Resolution of Observation

In Sect. 3.3, we showed that the maximum resolution of observation is always achieved if $N$ and $P$ are co-prime. However, in general, $N$ and $P$ may not be co-prime. In such cases, the maximum resolution of observation can be achieved by adjusting $N$ and/or $P$. For the problem formulation described in Sect. 2, the following two possibilities exist:

- Increasing the length of BIST sequence $N$ by inserting additional tests or dummy clock cycles.
- Slowing down the tester by increasing tester observation period $P$.

The adjustment of $N$ and/or $P$ is chosen to minimize the test application time. Let $N' = N + i$ be the adjusted length of the BIST sequence and $P' = P + j$ be the adjusted tester observing period. The test application time is:

$$TAT = \frac{N'P'}{f_c} = \frac{1}{f_c} (NP + iP + jN + ij) \quad (8)$$

The problem is to find a pair $(i, j)$ that minimizes $NP + iP + jN + ij$, with $N + i$ and $P + j$ co-prime.

Theorem 2: If $N \geq P(P - 1)$, the solution $(i, j)$ that minimizes Eq. (8) with $N + i$ and $P + j$ co-prime is such that $j = 0$.

Proof: Since $\text{gcd}(\alpha P + 1, P) = 1$ for any integer $\alpha \geq 0$, there exists a co-prime of $P$ in any consecutive $P$ integers. Therefore, the range of $i$ in Eq. (8) is $0 \leq i < P$. Similarly, the range of $j$ is $0 \leq j < N$. First we consider the case where $j = 0$. The worst case of minimum $iP + jN + ij$ is the case where $i = P - 1$, therefore:

$$iP + jN + ij = (P - 1)P \quad (9)$$

Next, we consider the case when $j \neq 0$. The best case of minimum $iP + jN + ij$ is the case where $i = 0$, therefore:

$$iP + jN + ij = jN \geq N \quad (10)$$

If $N > P(P - 1)$, Eq. (10) is always larger than Eq. (9). Therefore, $j = 0$ is the solution that minimizes Eq. (8).

A typical tester can operate at about 50 MHz and the CUT test frequency in modern DSM circuits is increasing to as high as 5 GHz. Thus, we can assume $P < 100$. On the other hand, typical $N$ can be of the order of several millions, making $N > P(P - 1)$. Therefore, in most practical cases it is sufficient to adjust only $N$ by inserting dummy clocks since in such cases $j = 0$ provides the optimal solution.

3.5 Procedure for Identifying Every Error Occurrence

Summarizing Sects. 3.1–3.4, the procedure for identifying every error occurrence using diagnosis outputs is as follows.

**Given condition**

- Test frequency of CUT: $f_c$
- Tester frequency limitation: $f_t$
- Initial BIST test length: $N$
- Scan cells in a chain: $L$

**Step 1.** Set observing time period $P$ as $P = f_c/f_t$.

**Step 2.** Adjust BIST test length by adding minimum $i$ dummy clocks (i.e., $N' = N + i$) such that $N'$ is co-prime with $P$.

**Step 3.** Apply $P \cdot N'$ clocks to BIST pattern generator, observing one scan output every $P$ test cycles.

**Step 4.** If an error is detected at the $(i + 1)^{th}$ observation, then:

- Relative time of error occurrence $e$ is:
  \[ e = iP \mod N' \]
- Failing scan pattern $= \lfloor e/(L + 1) \rfloor$
- Erroneous scan cell $= e \mod (L + 1)$

Note that the scan chain length is incremented by one to identify the failing scan pattern and erroneous scan cell in order to account for the capture cycle between successive scans.
4. Enhanced Approach to Reduce BIST Iterations

The approach we introduced in Sect. 3 solves the problems defined in Sect. 2. We showed that we have to repeat the BIST sequence at least \( P \) times to identify every error occurrence where \( P \) is the ratio between the CUT test frequency and the tester frequency.

The approach introduced in Sect. 3 does not use any existing signature analyzers to identify failing responses. There is a way to reduce the number of BIST iterations if we re-use signature analyzers as error detectors albeit at the expense of possibility of aliasing during diagnosis.

Figure 5 shows a diagnosable BIST structure with the error detectors. While the tester observes the response of the first iteration of the BIST sequence, signature analyzers compact the responses which are to be observed by the tester in the second and the third BIST iterations.

A counter is used to select responses for signature analyzers. If a signature is not erroneous, we can skip the corresponding iteration. For example, if the first signature analyzer detects no error and the second signature analyzer detects an error, tester skips the second iteration and observes the third iteration. Also, during the third iteration the signature analyzers compact the responses which are to be observed by the tester in the 4th and 5th iterations, and so on. It is obvious that if we use more signature analyzers as error detectors, fewer iterations may be required, albeit at the expense of increasing the hardware overhead. The optimal number of signature analyzers will also depend on the probability of error occurrence.

Note that each signature analyzer compacts a sequence of length \( N'/P \). Now, making conventional assumptions about the occurrence of errors [19], the probability that a signature analyzer detects no errors is the probability that all \( N'/P \) bit responses are not erroneous. Therefore,

\[
\Pr\{no \ error\} = (1 - \Pr\{1 \ bit \ error\})^{N'/P} \tag{11}
\]

where \( \Pr\{1 \ bit \ error\} \) is the probability that 1 bit response is erroneous.

If we use \( n \) signature analyzers as error detectors, we can skip a BIST iteration only when it has already been checked by a signature analyzer and resulted into no error. Note also that the BIST iteration cannot be checked by a signature analyzer if all \( n \) iterations preceding it have been skipped. Therefore, the probability that a BIST iteration is skipped is:

\[
\Pr\{1 \ skip\} = (1 - \Pr\{1 \ skip\})^n \cdot \Pr\{no \ error\} \tag{12}
\]

The probability of skipping one BIST iteration, \( \Pr\{1 \ skip\} = x \), is obtained by finding a root of the following equation:

\[
\Pr\{no \ error\}x^n + x - \Pr\{no \ error\} = 0 \tag{13}
\]

The probability of skipping \( m \) \((m \leq n)\) BIST iterations can be expressed by binomial distribution.

\[
\Pr\{m \ skip\} = \binom{P}{m} \Pr\{1 \ skip\}^m (1 - \Pr\{1 \ skip\})^{P-m} \tag{14}
\]

Therefore, the expected number of BIST iterations to be skipped is:

\[
E\{skip\} = \sum_{m=1}^{P} m \cdot \Pr\{m \ skip\} = P \cdot \Pr\{1 \ skip\} \tag{15}
\]

The test application time is:

\[
TAT = \frac{N'(P - E\{skip\})}{f_c} = \frac{1}{f_t}N'(1 - \Pr\{1 \ skip\}) \tag{16}
\]

In the next section we compare the TAT as computed by the above analytical expression with the results of simulation for some circuits including a large industrials design.

5. Experiments

In order to measure the effect of the error detectors proposed in Sect. 4, we conducted two experiments. The CUT for the first experiment is 74181 ALU [20] which is instantiated 23 times and for which all inputs and outputs are connected to scan cells. The total CUT size is 1495 gates, 322 FFs. Simulation results are averaged over 10 randomly selected faults. We assume the tester frequency is 40 MHz. We plot both theoretical and simulated test application time for the following different parameters: \( 120 \leq f_c \leq 3880 \) MHz, the number of SAs was varied between 1 and 30, and the length of the BIST sequence that the PG generates was varied between 5 K and 2.6 M. Figure 6 shows the test application time.

![Fig. 5](image.png) Diagnosis with error detector SAs.

![Fig. 6](image.png) TAT as a function of CUT frequency.
time as a function of \( f_c \) while keeping \( n = 3 \) and \( N = 82 \text{K} \). Figure 7 shows the test application time as a function of \( n \), while keeping \( f_c = 3880 \text{MHz} \) and \( N = 82 \text{K} \). Finally, Fig. 8 shows the test application time as a function of \( N \) while keeping \( f_c = 3880 \text{MHz} \) and \( n = 3 \).

Clearly more iterations are required as the CUT clock frequency becomes higher relative to the tester frequency. Figure 6 shows that the use of error detectors reduces the test application time for high clock frequency. From Fig. 7 we can conclude that two to three signature analyzers are sufficient as error detectors as no additional reduction in TAT takes place if more SAs are used. Indeed, the test application time is almost constant for more than 3 signature analyzers. Figure 8 shows that the test application time is proportional to the length of BIST sequence. Figures 6–8 collectively also show that the test application time computed by using Eq. (16) is quite close to the simulation results.

Next, we present simulation results for a large industrial circuit. The CUT is a part of a SoC developed at NEC Electronics Co. and we added diagnosable BIST to it for the experiments. Details of the circuit are provided in Table 1. Note that the length of the BIST sequence is the total number of clock cycles including the capture cycle for all the test patterns. We show the results in Table 2 for 20 randomly selected faults. Note that the faults 8 and 11 are not detected by the BIST sequence used in the experiment.

This table shows that errors are observed by only a small number of chains in most cases and error probability is quite different for each fault case. The simulated and theoretical skip ratio \((E(\text{skip})/P)\) and test application time are also shown in Table 2. Once again we observe a close match between the real simulation data and the results of our theoretical expression (Eqs. (15) and (16)). We also notice from Table 2 that the TAT for identifying all erroneous scan chains in case 10 is substantially larger than in the other cases. This is because the number of erroneous scan chains for this case is very large. None the less total TAT for case 10 is still within 1 second, which is quite practical for diagnosis. Longer BIST sequence may be needed to detect faults 8 and 11; we expect the TAT to be proportional to the length of the BIST sequence as described in the first experiment.

### Table 1 Experimental circuit.

<table>
<thead>
<tr>
<th>No. of gates</th>
<th>6M gates</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of FFs</td>
<td>34505</td>
</tr>
<tr>
<td>No. of external ports</td>
<td>317</td>
</tr>
<tr>
<td>No. of Scan chains</td>
<td>64</td>
</tr>
<tr>
<td>No. of SAs (16 bit LFSR)</td>
<td>5 (49,506,000)</td>
</tr>
<tr>
<td>clock frequency of CUT</td>
<td>1.64 GHz</td>
</tr>
<tr>
<td>clock frequency of tester</td>
<td>40 MHz</td>
</tr>
<tr>
<td>Length of Test pattern (Length of the BIST sequence)</td>
<td>1000</td>
</tr>
</tbody>
</table>

### Table 2 Experimental results for industry’s circuit.

<table>
<thead>
<tr>
<th>fault</th>
<th>Error chain</th>
<th>Patient fail</th>
<th>( E(\text{skip}) )</th>
<th>sim. TAT (ms)</th>
<th>Eq. (15) TAT (ms)</th>
<th>Eq. (16) TAT (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>5.3E-05</td>
<td>31.7</td>
<td>1.88</td>
<td>1.84</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1.4E-04</td>
<td>4.9</td>
<td>24.5</td>
<td>24.3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>6.8E-05</td>
<td>26.8</td>
<td>19.8</td>
<td>20.4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>7</td>
<td>1.8E-06</td>
<td>58.5</td>
<td>25.6</td>
<td>9.8</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>7.3E-05</td>
<td>19.5</td>
<td>21.4</td>
<td>20.8</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>7.7E-05</td>
<td>24.4</td>
<td>20.3</td>
<td>21.3</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>1.2E-06</td>
<td>87.0</td>
<td>12.3</td>
<td>5.7</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1.4E-04</td>
<td>2.4</td>
<td>25.0</td>
<td>24.5</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>6</td>
<td>1.4E-06</td>
<td>86.6</td>
<td>21.4</td>
<td>7.8</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>51</td>
<td>1.1E-05</td>
<td>76.5</td>
<td>200.7</td>
<td>202.8</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>0.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>5.8E-04</td>
<td>0.0</td>
<td>25.6</td>
<td>25.5</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>6.8E-05</td>
<td>24.3</td>
<td>20.3</td>
<td>20.4</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>3</td>
<td>5.8E-06</td>
<td>82.9</td>
<td>15.1</td>
<td>11.5</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1.2E-04</td>
<td>8.1</td>
<td>24.5</td>
<td>23.8</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>1.9E-05</td>
<td>68.5</td>
<td>11.0</td>
<td>11.1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>5.8E-04</td>
<td>0.0</td>
<td>25.6</td>
<td>25.5</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>9.8E-05</td>
<td>12.2</td>
<td>22.9</td>
<td>22.8</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>1.4E-04</td>
<td>0.0</td>
<td>25.6</td>
<td>24.5</td>
<td></td>
</tr>
</tbody>
</table>

### 6. Conclusions

In this paper, we proposed a method for identifying every failing pattern and all erroneous scan cells for the BIST architecture. Our approach is efficient even if the CUT test clock frequency is much higher than the tester frequency. Tester can observe every response in the limited number of BIST iterations determined by the ratio of CUT clock frequency and the tester frequency.

We also proposed a method to use signature analyzers as error detectors to reduce the number of BIST iterations.
Experimental results show that the error detectors can reduce the number of BIST iterations by more than 10% when large number of iterations is required. Experimental results show that two or three signature analyzers are sufficient as error detectors. Therefore, our approach achieves the maximum resolution with very low hardware overhead in practical test application time.

Acknowledgments

This work was supported in part by 21st Century COE Program and in part by Japan Society for the Promotion of Science (JSPS) under Grants-in-Aid for Scientific Research B(2)(No.15300018) and the grant of JSPS Research Fellowship (No.L04509). The authors would like to thank Prof. Michiko Inoue, Prof. Satoshi Ohtake, Prof. Tomokazu Yoneda and members of the Fujiwara Laboratory for providing valuable comments throughout this research.

References

Kewal K. Saluja  obtained his Bachelor of Engineering (BE) degree in Electrical Engineering from the University of Roorkee, India in 1967, MS and PhD degrees in Electrical and Computer Engineering from the University of Iowa, Iowa City in 1972 and 1973 respectively. He is currently with the Department of Electrical and Computer Engineering at the University of Wisconsin-Madison as a Professor, where he teaches courses in logic design, computer architecture, microprocessor based systems, VLSI design and testing, and fault-tolerant computing. Prior to this he was at the University of Newcastle, Australia. Professor Saluja has held visiting and consulting positions at various national and international institutions including University of Southern California, Hiroshima University, Nara Institute of Science and Technology, and the University of Roorkee. He has also served as a consultant to the United Nations Development Program. He was the general chair of the 29th FTCS and he served as an Editor of the IEEE Transactions on Computers (1997–2001). He is currently the Associate Editor for the letters section of the Journal of Electronic Testing: Theory and Applications (JETTA). Professor Saluja has authored or co-authored over 250 technical papers that have appeared in conference proceedings and journals. Professor Saluja is a member of Eta Kappa Nu, Tau Beta Pi, a fellow of the JSPS and a fellow of the IEEE.

Hideo Fujiwara  received the B.E., M.E., and Ph.D. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1969, 1971, and 1974, respectively. He was with Osaka University from 1974 to 1985 and Meiji University from 1985 to 1993, and joined Nara Institute of Science and Technology in 1993. In 1981 he was a Visiting Research Assistant Professor at the University of Waterloo, and in 1984 he was a Visiting Associate Professor at McGill University, Canada. Presently he is a Professor at the Graduate School of Information Science, Nara Institute of Science and Technology, Nara, Japan. His research interests are logic design, digital systems design and test, VLSI CAD and fault tolerant computing, including high-level/logic synthesis for testability, test synthesis, design for testability, built-in self-test, test pattern generation, parallel processing, and computational complexity. He is the author of Logic Testing and Design for Testability (MIT Press, 1985). He received the IECE Young Engineer Award in 1977, IEEE Computer Society Certificate of Appreciation Award in 1991, 2000 and 2001, Okawa Prize for Publication in 1994, IEEE Computer Society Meritorious Service Award in 1996, and IEEE Computer Society Outstanding Contribution Award in 2001. He is an advisory member of IEICE Trans. on Information and Systems and an editor of IEEE Trans. on Computers, J. Electronic Testing, J. Circuits, Systems and Computers, J. VLSI Design and others. Dr. Fujiwara is a fellow of the IEEE, a Golden Core member of the IEEE Computer Society, and a fellow of the IPSJ (the Information Processing Society of Japan).