An approach for verification assertions reuse 2 in RTL test pattern generation

Maksim Jenihhin, Jaan Raik, Raimund Ubar, Taavi Viilukas, Hideo Fujiwara

(1. Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia; 2. Graduate School of Information Science, Nara Institute of Science and Technology, Nara, Japan)

Abstract: Assertions are used in functional verification of design to detect design errors. In this paper we propose an approach for their reuse in manufacturing test pattern generation at Register-Transfer Level (RTL) for non-scan designs. The approach provides search-space reduction for sequential ATPG therefore potentially speeding up the test generation process and increasing the fault coverage. A discussed case-study demonstrates the feasibility and effectiveness of the proposed idea.

Key words: RTL; ATPG; assertions; non-scan designs


1 Introduction

Test pattern generation for today’s sequential circuits is lacking satisfactory methods and remains to be a challenge for both industry and academia. One of the widespread solutions used by the community at present is substitution of the hard test pattern generation task by theoretically much simpler approach relying on scan-paths together with combinational Test Pattern Generation (TPG). However, the scan-path methods have their shortcomings including increased area, delay and consumed power. It also causes targeting of non-functional failure modes, which results in over-testing and yield loss. In the rest of the paper we will consider circuits under test without scan chains or other DFT (design for testability) solutions.

In order to cope with the non-scan TPG problem a number of approaches have been proposed. The ones targeting deterministic TPG at the gate level cannot efficiently handle sequential designs starting from a couple of thousands of gates. The simulation-based approaches in turn cannot guarantee detection of hard-to-test faults. The fundamental shortcoming of the functional test generation approaches that rely on functional fault models is that they do not offer full structural level fault coverage. Hierarchical and RTL test pattern generation has been proposed as a promising alternative to target complex sequential circuits. The published works include implementing assignment decision diagram models combined with SAT methods to address register-transfer level test pattern generation. In [1] and [2] we have proposed a hierarchical constraint-based TPG for

Received date: 2010-09-25

Foundation item: This work has been supported in part by Estonian Science Foundation through grants 8478 and 7068, European Commission projects FP7-2009-IST-4-248613 DIAMOND and FP7-REGPOT-2008-1 CREDES, by Research Centre CEBE funded by EU Structural Funds.

Biography: Maksim Jenihhin, Doctor, Department of Computer Engineering, Tallinn University of Technology, email: maksim@atlu.ttu.ee.
RTL designs. Its advantages as well as some limitations will be discussed in more details in the next section.

In this paper we propose to have a broader look at the discussed above problem of TPG for manufacturing test. The preceding phases of an ASIC (application specific integrated circuit) development flow normally include the design phase which is tightly coherent with the functional verification process targeted at design errors. The main goal of the functional verification is to ensure the functionality of the design implementation (normally expressed by means of hardware description languages i.e. HDLs) corresponds to the requirements of the specification prior the synthesis phase. The verification process can rely on both formal and simulation-based approaches. The verification is a hard task by itself and intensive research goes in this area as well. One of the efficient strategies used in verification is application of assertions\(^3\), which are pieces of a design’s explicitly specified behavior and aimed at design hard to verify parts. The recent emergence and success of such assertion specification languages as PSL (Property Specification Language)\(^4\) and SystemVerilog\(^5\) is an important step in assertion-based verification methodology development. The assertions can be used in both formal and simulation-based verification approaches, however normally they are cleaned out from the HDL code once the verification process is finished and the design is sent for synthesis.

The approach we propose in this paper considers reuse of the information functional verification assertions contain for TPG targeted at structural manufacturing test. One of the important observations here is that normally the assertions are written by the design engineer who has a deep understanding of the design’s functionality.

In \(^6\) we have discussed the ideas for verification assertions reuse directions very generally. In \(^12\) and \(^13\) the authors address hardware checkers generation from assertions targeted to aid manufacturing testing.

As opposed to the mentioned approaches we consider assertions as additional information for deterministic TPG targeting RTL non-scan designs.

The rest of the paper is organized as follows. Section 2 describes the existing hierarchical constraint-based TPG for RTL designs called DECIDER. Section 3 introduces the proposed approach for verification assertions reuse for RTL TPG. A case-study based on ITC’99 benchmark circuit 602 is presented here for explanation of the approach. Section 4 concludes the paper.

## 2 RT-level test pattern generator decider

In \(^1\) and \(^2\) we have proposed a hierarchical test generation approach for non-scan designs at RTL. The high-level symbolic path activation, described in this section is a complete algorithm, i.e., if transparent paths for fault effect propagation and value justification exist, they will be activated. The algorithm has been implemented as a systematic search and therefore an inconsistency in any stage causes a backtrack and a return to the last decision. However, due to the NP-complete nature of the problem, in some cases, the search must be terminated after a certain maximal number of solutions have been tried.

The approach has two main phases. During the first phase, high-level test path activation, an untested module is selected and for this module propagation and justification is performed. In addition, constraints for the test path are extracted. The goal of the second phase is to satisfy the constraints by using a constraint solver and to compile the test patterns by assigning the values obtained by the constraint solver to the primary input signals. For this purpose an open source constraint solver ECLiPSe\(^14\) is used.

The high-level test generation constraints are divided into three categories. These are path activation constraints, transformation constraints and propagation constraints. Path activation constraints correspond to the logic conditions in the control flow graph that have to be satisfied in order to perform propagation and value justification through the circuit. Transformation constraints, in turn, reflect the value changes along the paths from the
inputs of the high-level Module Under Test (MUT) to the primary inputs of the whole circuit. These constraints are needed in order to derive the local test patterns for the module under test. Propagation constraints show how the value propagated from the output of the MUT to a primary output is depending on the values of the signals in the system. The main idea here is to guarantee that fault signals will not be masked when propagated. All the above categories of constraints are represented by common data structures and manipulated by common procedures for creation, update, modeling and simulation.

In our previous works we have proven the DECIDER to be an efficient tool for RTL circuits TPG. Table 1\cite{19} presents the characteristics of the example circuits used in test pattern generation experiments in this paper. The following benchmarks were included to the test experiment; a Greatest Common Divisor (gcd16), an 8-bit multiplier (mult8 × 8), an Elliptic Filter (ellipf), an ALU based processor (risc) and a Differential Equation (diffeq). The VHDL versions of gcd16 and diffeq were obtained from high-level synthesis benchmark suites\cite{16,17} and the designs of mult8 × 8 and risc from functional test generation (FUTEG) benchmarks\cite{18}. The second column "# faults" shows the number of single stuck-at faults in the circuits, the third column "# FSM states" shows the number of states in the control part FSM, and the columns "PI bits" and "PO bits" present the number of primary input and primary output bits, respectively. Finally, the 6th, 7th and 8th columns show the number of registers, multiplexers and functional units respectively.

In Table 2\cite{19}, comparison of test generation results of three sequential ATPG tools on the hierarchical benchmark designs are presented. These include a gate-level deterministic ATPG HITEC\cite{7}, a genetic algorithm based GATEST\cite{8}, and DECIDER\cite{19}. Columns "F. C./%" give the single stuck-at fault coverages of the test patterns generated measured by the fault simulator from TURBO TESTER system\cite{15}, created at Tallinn University of Technology. Columns "time/s" stand for test generation run-times achieved on a 366 MHz SUN UltraSPARC 60 server with 512MB RAM under SOLARIS 2.8 operating system. The results show that DECIDER is very efficient for testing sequential designs. It achieves in average 2.5% higher fault coverage than the genetic tool GATEST on the given benchmark set.

<table>
<thead>
<tr>
<th>circuit</th>
<th># faults</th>
<th># FSM states</th>
<th>PI bits</th>
<th>PO bits</th>
<th># of reg.</th>
<th># of mux</th>
<th># of FU</th>
</tr>
</thead>
<tbody>
<tr>
<td>gcd16</td>
<td>1754</td>
<td>8</td>
<td>33</td>
<td>16</td>
<td>3</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>mult8x8</td>
<td>2036</td>
<td>8</td>
<td>17</td>
<td>16</td>
<td>7</td>
<td>4</td>
<td>9</td>
</tr>
<tr>
<td>ellipf</td>
<td>5388</td>
<td>28</td>
<td>130</td>
<td>113</td>
<td>17</td>
<td>7</td>
<td>3</td>
</tr>
<tr>
<td>risc</td>
<td>6434</td>
<td>4</td>
<td>26</td>
<td>16</td>
<td>8</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>diffeq</td>
<td>10008</td>
<td>6</td>
<td>81</td>
<td>48</td>
<td>7</td>
<td>9</td>
<td>5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>circuit</th>
<th>HITEC</th>
<th>GATEST</th>
<th>DECIDER</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>F. C./%</td>
<td>time/s</td>
<td>F. C./%</td>
</tr>
<tr>
<td>gcd16</td>
<td>59.11</td>
<td>365</td>
<td>86.13</td>
</tr>
<tr>
<td>mult8x8</td>
<td>65.9</td>
<td>1243</td>
<td>69.2</td>
</tr>
<tr>
<td>ellipf</td>
<td>87.9</td>
<td>2090</td>
<td>94.7</td>
</tr>
<tr>
<td>risc</td>
<td>52.8</td>
<td>49,020</td>
<td>96.0</td>
</tr>
<tr>
<td>diffeq</td>
<td>96.2</td>
<td>13,320</td>
<td>96.40</td>
</tr>
<tr>
<td>aver. F. C./%</td>
<td>72.4</td>
<td>88.4</td>
<td>90.9</td>
</tr>
</tbody>
</table>
3 Application of assertions for TPG

DECIDER relies on HLDD representations\(^{19}\) of the design under test in order to generate the test patterns. The tool is capable of modeling FSMs, however, it is unable to target nodes in the FSM itself. This is due to the fact that the concept of testing FSMs is very different from datapath testing. When targeting datapaths, then the steps of fault manifestation, fault effect propagation and value justification are performed. Values are propagated through the datapath and FSM is taken into account only to keep track of the control state sequence.

However, when targeting FSMs and control dominated circuits then the approach differs. Here we need to:

Step A: activate a sequence state to the control state (or state transition) under test.

Step B: differentiate the fault-free and faulty control states (or state transition).

Step C: activate a sequence propagating this difference to observable outputs.

Consider the following motivational example based on the ITC99 benchmark circuit b02\(^{21}\) presented in Figure 1 shows the state diagram of the circuit.

The circuit has one input signal called input, one output signal called output, and one internal variable state. In the state diagram, the diagram nodes are labeled by FSM states |A, B, C, D, E, F, G|; the edges are labeled by the values of inputs, which activate the corresponding transition and the output values at that transition. The input and output values are separated by a slash symbol. In the HLDD presented in Figure 4 the non-terminal nodes are labeled by inputs and current state and the terminal nodes are labeled by output and next state values, respectively. The HLDD computes values to a vector of design variables |state, output| during each clock cycle.

The fault models targeted during the test generation process by DECIDER for both FSM and datapath are expressed\(^{19}\) using HLDDs.

Consider an incomplete set of verification assertions written in PSL language:

\[
p1; \text{assert always} ((\text{state} = A) \lor [\ast 3] ; \text{input}; \text{if } 1 \text{ } \rightarrow \text{output}) ;
\]

\[
p2; \text{assert always} (\text{input } \land \text{if state} = \text{D} \rightarrow \text{next output}) ;
\]

These two assertions represent checks for functional correctness of the FSM implementing the b02 design. The first assertion p1 states that if we have the following sequence of signal values; first we are in state A, and then after a three don’t-care clock cycles we have input set to 0 then on the next clock cycle (| = > is a non-overlapping implication operator for sequences in PSL) output will be set to 1. The second assertion p2 is interpreted as follows: If input is 1 and we are not in state D then at the next clock cycle output must be 0.

In a real design flow the verification engineer writes a longer set of assertions that represents properties specifying the behavior of the circuit. Such information, although created for verification purposes, could be used by the automated test generation algorithm because it contains some high-level knowledge about the functionality of the design.

For example, property p1 can be beneficial in activating the test sequence for value justification (Step A
of the FSM test generation, mentioned above). Assume that we need to justify state \( E \), which is the only state where output is one, by backtracing a state sequence to the initial state \( A \) (see Figure 1). The information that is transferred to the ATPG by \( p1 \) is that when we justify, it is necessary to set input to 0 after a three arbitrary values to reach \( E \) from \( A \). Therefore, the justification sequence is easily derived just by moving to \( A \), holding input equal to 0 and waiting for 4 clock-cycles. Unnecessary backtracks and entering of loops during the systematic search will be avoided. Similarly, the same assertion could be applied in propagation to state \( E \) from the initial state \( A \) of the FSM (Step C of FSM test generation).

Property \( p2 \) may be utilized in distinguishing the fault-free and faulty control states (Step B). For example, if we are in state \( D \) then we need to set input to 1 in order to distinguish it from other states.

In a similar manner the information from verification assertions can be reused for TPG targeted at datapath. Generally assertions consist of two parts: precondition and implication separated by the one of the implication operators (e.g. \( \rightarrow \)). Let’s denote the set of signals in the precondition part by \( S^P \) and the set of signals in the implication part by \( S^I \).

Let’s consider a circuit under test containing two modules (Figure 2). And an abstract assertion \( W \) which both \( S^P \) and \( S^I \) are some of the signals crossed by the curved line in Figure 2.

\[
W : f\text{Precondition}(SP) \rightarrow f\text{Implication}(SI) ;
\]

Then for a fault \( F_1 \) in Module 1 both \( S^P \) and \( S^I \) can be used as a monitoring constraint, which allows to reduce the propagation time (Figure 3a) required for Step C of FSM test generation flow. In case of a fault \( F_2 \) in Module 2 the signals set \( S^P \) can be controlled depending on the monitoring results of \( S^I \) and thus can be used to reduce the justification time (Figure 3b) required for Step A.

![Figure 2: A circuit under test with two modules](image)

![Figure 3: Assertion applicability for TPG](image)

The knowledge from assertions may be forwarded to the ATPG algorithm in the form of implications, similar to combinational gate-level ATPG algorithms taking advantage of implications and learning [23-25]. In order to allow the transfer of knowledge from verification assertions into the ATPG algorithm, both, representation of assertions and derivation of implications from them have to be formalized.

In Section 2 we have discussed constraints for test generation that are derived automatically from the circuit structure. A possible approach for formalization of the assertion information for TPG is their use to provide for additional constraints. For example, the assertions useful for Step A of FSM test generation flow can be used to create additional constraints for the DECIDER’s path activation constraints and the ones useful for Step C - for propagation constraints correspondingly. The constraints from assertions allow reducing the number of backtracks while the set of main constraints is being solved and thus can speed-up test generation process and increase the fault coverage.

Usefulness and applicability of the assertion for TPG can be influenced by particular temporal relationships of the expressions involved in the verification assertions (e.g., the ones set by the PSL operator eventual-
ly) and complicated correlation of the functionality specified by an assertion to the circuit’s structure. Therefore an approach for proper analysis of assertion applicability for manufacturing TPG is required.

4 Conclusions and future work

In the ASIC development flow assertions are used in functional verification of design to detect design errors. This paper has proposed an approach for the assertions reuse in manufacturing test pattern generation at RTL for non-DFT designs. The proposed approach provides for fault coverage increase and speed-up of test generation process. The advantages are achieved by reducing the number of backtracks during the fault justification and propagation procedures of TPG. The discussed case-study with ITC’99 benchmarks family circuit b02 demonstrates the feasibility and effectiveness of the proposed idea.

In the future work we aim to formalize the approach for additional constraints creation from the appropriate verification assertions. The other important step for the methodology we would like to address is a proper analysis of the complex temporal verification assertions for their applicability in the proposed approach.

Acknowledgment

This work has been supported in part by Estonian Science Foundation through grants 8478 and 7068, by European Commission projects FP7-2009-IST-4-248613 DIAMOND and FP7-REGPOT-2008-1 CREDES, by Research Centre CEBE funded by EU Structural Funds.

References:

一种在 RTL 测试模式生成中验证断言再用的方法

马克西姆·捷尼赫尼捷安瑞克莱穆德俄巴尔塔维维卢卡斯藤原秀雄
（1. 塔林工学院 计算机工程系, 塔林, 爱沙尼亚; 2. 奈良科技研究所 信息科学研究室, 奈良, 日本）

摘 要: 在对设计的功能验证中, 断言常被用于检测设计错误。针对制造业的测试模式生成, 提出了在寄存器传输层 (RTL) 用于无扫描设计的断言再用方法。这种方法减少了顺序自动测试码生成程序 (ATPG) 的搜索空间, 因而能加快测试生成过程, 增加故障覆盖率。通过实例分析, 证明了该方法的可行性和效果。

关键词: 寄存器传输层; 自动测试码生成程序; 断言; 无扫描设计

（特约编辑: 高建华）