Abstract—This paper presents a testable design of programmable logic arrays (PLA's) with high fault coverage for random test patterns. The proposed design is realized with low area overhead by adding two mask arrays to the AND and OR arrays of the PLA. To demonstrate the effect of the masking technique, an experiment was performed in which eight large PLA's were modified by adding various sizes of mask arrays, and then fault simulation with random patterns for those modified and unmodified PLA's was carried out to obtain random-pattern test coverage curves. It was found that fault coverage can be significantly enhanced via the proposed masking technique with very low area overhead.

I. INTRODUCTION

Programmable logic arrays (PLA's) are very suitable to VLSI and have become a popular and effective tool for implementing logic functions because of their regular structure. On the other hand, the built-in self-test (BIST) approach using linear feedback shift registers (LFSR's) is currently being widely investigated as an attractive testing technique for VLSI circuits [1]. The major difficulty in random testing using LFSR-generated pseudorandom patterns is the low fault coverage for very high fan-in circuits such as PLA's. Hence, for BIST PLA's it is necessary either to employ deterministic (not random) test patterns or to augment a PLA to make it random-pattern-testable. The former includes BIST PLA designs with universal test patterns [2]–[6]. Although these BIST PLA's can achieve very high fault coverage, the area overhead is still high. For the latter approach, two random-pattern-testable designs of PLA's were proposed by Eichelberger and Lindbloom [7] and Ha and Reddy [5]. However, these methods also have high area overhead due to their extra circuitry for controlling a large number of product lines of PLA's.

In [9], we proposed an approach to designing a random-pattern-testable PLA with very low area overhead by adding a mask array only between the input decoder and the AND array. We estimated the number of random patterns necessary for achieving a given test confidence by analyzing the detection probability of stuck-at and crosspoint faults. In this paper, we shall propose an improved design based on the approach of [9] in which a mask array is added to the OR array in addition to the AND array of a PLA. To demonstrate the effect of the masking technique, an experiment was performed in which eight large PLA's were modified by adding various sizes of mask arrays, and then fault simulation with LFSR-generated pseudorandom patterns for those modified and unmodified PLA's was carried out to obtain fault coverage curves. We shall present the experimental results: real fault coverage curves for the eight large PLA's to demonstrate the effect of masking technique. It has been found that fault coverage can be significantly enhanced via the masking technique proposed in this paper while keeping the area overhead very low.

II. RANDOM-PATTERN-TESTABLE PLA'S

A PLA consists of three main sections: a decoder, an AND array, and an OR array. The decoder section usually consists of a collection of one-input or two-input decoders. Both the AND array and the OR array are used to implement multi-output combinational logic with sum-of-product forms. A PLA is typically implemented as a NOR-NOR array in NMOS technology.

Fig. 1 shows the design of random-pattern-testable PLA's proposed in this paper. The augmented PLA has additional circuitry consisting of two programmable mask arrays, called the bit-mask array and the product-mask array, which selectively mask the inputs of the AND array and the OR array, respectively. These mask arrays are programmed to increase the fault coverage of the PLA effectively, and are activated by extra inputs \( t_1, t_2, \cdots, t_r \). These control inputs are all set to value zero during functional operation. Fig. 2 shows an example of the proposed PLA with mask decoders in NMOS technology.

The principle of masking is illustrated in Fig. 3 using an AND-OR equivalent circuit. In the figure, by controlling \( u_1 = 0, u_2 = 1, a_1 \) and \( a_2 \) are masked and only the inputs of \( a_1 \) and \( a_2 \) are applied to the AND gate. This causes the fan-in of the AND gate to decrease from 4 to 2. Here, the control lines \( u_1 \) and \( u_2 \) are called mask-control lines, the masked inputs \( a_1 \) and \( a_2 \) are called mask, and unmasked inputs such as \( a_1 \) and \( a_2 \) are called window. We consider the masking form which is illustrated in Fig. 4. The form is mask-disjoint; i.e., no pair of masks overlap each other and the union of all masks covers the fan-in of all AND and OR arrays.

We shall consider two schemes of PLA's which are random-pattern-testable as follows:

Scheme 1: The augmented PLA with the bit-mask array but without the product-mask array.

Scheme 2: The augmented PLA with both the bit-mask and product-mask arrays.

We assume that random patterns are applied not only to the primary inputs of the PLA but also to the mask-control inputs in testing. Hence, in the augmented PLA, more than two mask-control lines may be active. Mask-disjoint form of masking is thus useful to this scheme. As illustrated in Fig. 3, the purpose of masking is to decrease the fan-in of AND and OR arrays in order to increase the fault detection probability. Those mask arrays should be programmed to enhance most effectively the fault coverage of the PLA. In the next section, we shall present a method of programming mask patterns for mask arrays.

III. PROGRAMMING MASK PATTERNS

The most effective mask arrays that yield the maximum enhancement of fault detection probability could be obtained by considering the detailed connection information of both the AND and OR arrays. However, it is a difficult and time-consuming problem to obtain the optimum solution. Here we shall consider a simple method of generating mask patterns for each of the AND and OR arrays separately.

Let us consider a mask array and a masked array shown in Fig. 5. When the masked array is an AND array, inputs and outputs of the masked array correspond to bit lines and product lines of the PLA, respectively. When the masked array is an OR array, inputs and outputs of the masked array correspond to product lines and...
Fig. 1. The proposed PLA.

Fig. 2. Realization in nMOS.

Fig. 3. Masking of AND gate.

Fig. 4. Masking form of PLA.

Fig. 5. Mask array and masked array.

outputs of the PLA, respectively. In Fig. 5, input \( I_j \) is masked by mask-control line \( M_i \), and device \( D \) is also masked by \( M_i \).

Suppose that there are \( \mu \) mask-control lines, \( M_1, M_2, \ldots, M_\mu \). The problem of programming a mask array for those mask-control lines is to generate a set of masked inputs for each mask-control line, i.e., to determine which input of the masked array is masked by \( M_i \) for each \( i = 1, 2, \ldots, \mu \). Note that these sets of masked inputs are mutually disjoint. The fault detection probability of the masked array depends to a great extent on the size of windows or masks of the programmed mask array. The size of windows or masks is determined from active mask-control lines, which will be assumed to be selected equally likely by random test patterns. In order to obtain an equal effect of masking from each mask-control line, it would be better for each line \( L_k \) to be masked as uniformly as possible by all mask-control lines. From this viewpoint, we shall consider a method for programming a mask array which masks all devices in the masked array as uniformly as possible.

Let us consider the devices of line \( L_k \) in Fig. 5. Let \( m_{ik} \) and \( d_k \) be the number of devices masked by \( M_i \) and the number of all devices in \( L_k \), respectively. The most uniform masking occurs when

\[
m_{ik} = m_{ik} = \cdots = m_{ik} = d_k / \mu.
\]

The difference of \( m_{ik} \) from \( d_k / \mu \) represents a degree of inequality or lack of uniformity for \( m_{ik} \). Hence the summation of those differences

\[
\sum_{i=1}^{\mu} \left| m_{ik} - \frac{d_k}{\mu} \right|
\]

represents a degree of total inequality of masking for line \( L_k \). Normalizing this value by \( d_k \), we have a measure \( D_k \) which can be used as an index of inequality of masking with respect to line \( L_k \):

\[
D_k = \sum_{i=1}^{\mu} \left| \frac{m_{ik}}{d_k} - \frac{1}{\mu} \right|
\]
**Procedure for Mask Pattern Generation**

Step 1: Calculate current degrees of inequality, $D_j$, for all lines $L_j (j = 1, 2, \ldots, \lambda)$.

Step 2: Find the maximum of $D_j (j = 1, 2, \ldots, \lambda)$. Let $L_{\text{m}}$ be a line whose degree of inequality is maximum, i.e., $D_{m} = \max \{ D_j \}$.

Step 3: For the line $L_{m}$, find the minimum of $m_i (i = 1, 2, \ldots, \mu)$. Let $M_{m}$ be the mask-control line such that $m_m = \min \{ m_i \}$.

Step 4: Add a new mask point to the mask array with respect to mask-control line $M_{m}$ so that $m_{m}$ masks one of the unmasked inputs of line $L_{m}$. If there are more than two unmasked inputs, then select one whose fan-out is maximum, where the fan-out of an input is the number of lines to which the input fans out.

Step 5: If there remain unmasked inputs, then go to step 1. Otherwise, stop.

This procedure does not guarantee that the optimum solution, i.e., the most uniform mask array will be obtained, but it will produce a relatively uniform mask array using a measure of inequality of masking. Uniformity of masking is not our final objective; it is only a shortcut to obtain a mask array which will be expected to enhance the fault detection probability. Further, the correlation between the heuristic used in the above procedure and the actual mask effectiveness is difficult to show explicitly. Therefore, we would like to study actual PLA’s so see how much the fault coverage would be enhanced after augmentation. In the next section, we shall show the experimental results.

**IV. Experimental Results**

To demonstrate the effect of the masking technique, an experiment was performed using eight large actual PLA’s, most of which are control logic circuits. These PLA’s were modified to PLA’s embodying two types of schemes by adding various sizes of mask arrays. Then, fault simulation with LFSR-generated pseudorandom patterns for the modified and unmodified PLA’s was carried out to obtain fault coverage curves. In [9], it was shown that the detection probability of crosspoint faults can be represented in the same way as that of stuck-at faults, and so we have considered here only single stuck-at faults in AND and OR arrays. In the following, we shall present the experimental results: area overhead for augmented PLA’s and fault coverage enhancement of masking.

**A. Area Overhead**

Let us estimate the area overhead of two schemes of augmented PLA’s. Let $n$, $p$, and $m$ be the numbers of inputs, product lines, and outputs of the original PLA, respectively. Let $\mu$ and $\lambda$ be the numbers of mask-control lines of bit-mask array and product-mask array, respectively.

We shall estimate the area by the number of transistor equivalents. Each area of the augmented PLA’s of schemes 1 and 2 can be expressed as follows:

\[
\begin{align*}
2np & : \text{area of the AND array}, \\
mp & : \text{area of the OR array}, \\
2\mu n & : \text{area of the bit-mask array}, \\
2\lambda p & : \text{area of the product-mask array}, \\
cn & : \text{area of the input-decoder of the original PLA},
\end{align*}
\]

where $c$ is constant.

The area overhead of an augmented PLA is defined as follows:

\[
\text{area overhead} = \frac{\text{extra area}}{\text{original area of the PLA}} \times 100\%.
\]

Hence, the area overhead of the PLA of scheme 1 is calculated by

\[
\text{area overhead of scheme 1} = \frac{2\mu n}{2np + mp + cn} \times 100\%.
\]

and that of Scheme 2 is calculated by

\[
\text{area overhead of scheme 2} = \frac{2\mu n + \lambda p}{2np + mp + cn} \times 100\%.
\]

Table I shows the characteristics of eight large PLA’s and the area overheads of the augmented PLA’s of schemes 1 and 2, where $c = 4$ is assumed. The fifth through eighth columns show the area overhead of schemes 1 and 2.

**B. Fault Coverage Enhancement**

In Table II we have presented the results on fault coverage with 500, 5000, and 50 000 pseudorandom patterns for each PLA. Among the eight PLA’s, three original PLA’s, #2, #3, and #7, are pseudorandom-pattern resistant; i.e., fault coverages for those PLA’s are low after fault simulation even with 50 000 pseudorandom patterns. As shown in Table II. After modification, scheme 1 achieved high fault coverage for PLA #3 but not for PLA’s #2 and #7. On the contrary, scheme 2 was able to achieve very high fault coverage for all PLA’s, especially in the case where $\mu = \lambda = 4$.

Fig. 6 shows fault-coverage curves with unmodified and four modified schemes for PLA #2. The unmodified PLA had a 43.9 percent fault coverage with 5000 patterns and a 54.6 percent coverage with 50 000 patterns. The modified PLA of scheme 1 could not reach a 90 percent fault coverage after 50 000 patterns. The
modified PLA of scheme 2 achieved a 95.4 percent fault coverage with 50,000 patterns when \( \mu = \lambda = 4 \). Therefore scheme 2 with \( \mu = \lambda = 4 \) is the best among them for achieving a high fault coverage.

V. CONCLUSION

We have proposed a design of random-pattern testable PLA’s. The proposed design is realized with very low area overhead: 0.84 percent through 15.25 percent for eight benchmark PLA’s. We have also presented experimental results to show that the fault coverage can be significantly enhanced; for example, a 54.6 percent fault coverage with 50,000 pseudorandom patterns of an original PLA modified PLA of scheme 2 achieved a 95.4 percent fault coverage after modification of the PLA with 5.35 percent additional logic. The experimental results show that the proposed approach achieved almost 100 percent fault coverage in pseudorandom testing with very low area overhead for all eight benchmark PLA’s.

ACKNOWLEDGMENT

The author would like to thank Prof. T. Sasao of Kyushu Institute of Technology and T. Yoshimura of the NEC Corporation for their kind offer of benchmark PLA’s. Thanks are also due to O. Fujisawa and K. Hikone for their assistance in obtaining the experimental results of this work.

REFERENCES


Schwarz–Christoffel Transformation for the Simulation of Two-Dimensional Capacitance

Č. K. Koč and P. F. Ordung

Abstract—An inherent problem in the use of simulators for the determination of capacitance in VLSI circuits is the verification of the reliability of the simulation. The problem is due to the numerical approximations made in order to achieve a versatile simulation. The Schwarz–Christoffel transformation provides theoretically exact simulation of a limited class of problems consisting of two odd shaped conductors embedded in a uniform dielectric. We propose that the Schwarz–Christoffel technique can be used to calibrate simulators designed for more general problems.

I. INTRODUCTION

Estimating parasitic capacitance of VLSI buses is a crucial step in computing circuit delay, particularly as packing density increases and conductor spacings decrease [5]. A great deal of effort has been spent in designing simulators which take the cross section geometry of the conductor–dielectric system as input, and compute the capacitance per unit length between the metal lines [2], [3].

The numerical methods to estimate the capacitance are usually CPU intensive, and thus prohibitive for VLSI layouts. Another solution is to find geometry-dependent approximate formulas which require short run times and a modest amount of memory [1]. An inherent problem in using simulators to estimate the parasitic capacitance is the difficulty of determining the reliability of the predicted capacitance values. The reason for this is that all methods in one way or another involve approximations which are difficult to evaluate.

The Schwarz–Christoffel conformal mapping technique, on the other hand, does not require a priori approximations. As long as the computations can be performed free of round-off error, the computed value would be the exact capacitance of the conductor–dielectric system. The Schwarz–Christoffel mapping technique provides theoretically exact estimates for a limited class of problems, which can be used to check the reliability of simulators designed for more general problems.

In this section, we show the application of the Schwarz–Christoffel conformal mapping technique for a class of capacitance problems. We consider a pair of conductors which exhibit symmetry